



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/076,625	02/19/2002	Atsushi Sakai	50006-138	9551
7590 11/12/2004 MCDERMOTT WILL & EMERY 600 13th Street, N.W.			EXAMINER	
			ROSS, JOHN M	
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
			2188	

DATE MAILED: 11/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

,		Application No.	Applicant(s)			
Office Action Summary		10/076,625	SAKAI ET AL.			
		Examiner	Art Unit			
		John M Ross	2188			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 22 September 2004.						
2a)⊠	This action is FINAL . 2b) ☐ This	action is non-final.	•			
3)[Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
5) <u>□</u> 6)⊠						
Applicat	ion Papers					
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 19 February 2002 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority (under 35 U.S.C. § 119	. *				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
Attachmen	t(s)					
2) Notice (3) Information	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:				

Application/Control Number: 10/076,625

Art Unit: 2188

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 22 September 2004 has been entered.

Status of Claims

2. Claims 2, 4, 6, 8, 10, 12-16, 18 and 20-24 are canceled.

Claims 1, 3, 5, 7, 9, 11, 17, and 19 are pending in the application.

Claims 1, 3, 5, 7, 9, 11, 17, and 19 are rejected.

Response to Amendment

3. Applicant's amendments and arguments filed on 22 September 2004 in response to the office action mailed on 16 August 2004 have been fully considered but they are not persuasive. Claim 1 has been rewritten to include the limitations previously found in claims 2 and 14, which were rejected in the prior office action. Therefore, the rejections made in the previous office action are maintained and restated below.

Application/Control Number: 10/076,625 Page 3

Art Unit: 2188

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1, 3, 5, 9, 17 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujiwara (Takashi Fujiwara et al, A Custom Processor for the Multiprocessor System ASCA, 1998) in view of Hallnor (Erik G. Hallnor et al, A Fully Associative Software-Managed Cache Design, 2000).

As in claim 1, Fujiwara describes a cache memory system comprising:

a software cache controller which performs software control for controlling data transfer to the cache memory in accordance with a preliminarily programmed software (Fig.6; section 3.1.3, lines 1-10); and

a hardware cache controller which performs hardware control for controlling data transfer to the cache memory using a predetermined hardware (Section 3.1.3, lines 26-32);

wherein the processor causes the software cache controller to perform the software control but causes the hardware cache controller to perform the hardware control when it becomes impossible to perform the software control (Section 3.1.3, lines 32-36), and

Application/Control Number: 10/076,625

Art Unit: 2188

where the processor automatically causes the hardware cache controller to perform hardware control when a cache miss happens at the time of software control (Section 3.1.3, lines 32-36).

Fujiwara does not teach that the hardware cache controller performs line management of the cache memory by using a multi-way set-associative method and that the software cache controller performs line management of the cache memory by using a fully-associative method for at least one way in the multiple ways, as required by claim 1.

It was well known to those of ordinary skill in the art at the time of invention by applicant that a cache line management policy may be multi-way set-associative or fully-associative. Hallnor teaches that hardware controlled management is better suited for a low-associativity cache (i.e. multi-way set-associative) due to the reduced complexity compared to a fully-associative cache, and software controlled management is better for fully-associative caches due to the ability to apply sophisticated replacement algorithms (Section 2, paragraphs 1, 3 and 4).

Regarding claim 1, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to perform hardware controlled line management of the cache memory by using a multi-way set-associative method, and to perform software controlled line management of the cache memory by using a fully-associative method as taught by Hallnor, in the system of Fujiwara, according to the teaching of Hallnor that the reduced complexity of a multi-way set-associative cache is better suited to hardware control, and to take advantage of the

ability to apply sophisticated replacement algorithms to a software-managed fully-associative cache.

As in claims 3, Fujiwara describes the above system wherein the software cache controller stores desired data in the cache memory in accordance with a code produced by static prediction of a compiler (Section 3.1.3, lines 8-10).

As in claim 5, Fujiwara describes the above system wherein before the processor executes a data read-out instruction for reading out desired data of the main memory, the software cache controller reads out data at an address of the main memory designated by the data read-out instruction and stores the data in the cache memory (Section 3.1.3, lines 12-13).

As in claim 9, Fujiwara describes the above system wherein before the processor executes a data write instruction for writing data in the main memory, the software cache controller designates an address of the cache memory, which is used for storing data from the processor (Section 3.1.3, lines 12-13).

As in claims 17 and 20, Fujiwara describes the above system wherein the software cache controller is formed by a transfer control processor for controlling data transfer to the cache memory (Fig. 6, element labeled "Data Transfer Controller"; section 3.1.3, lines 6-8).

6. Claims 7 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujiwara (Takashi Fujiwara et al, A Custom Processor for the Multiprocessor System ASCA, 1998) in view of Hallnor (Erik G. Hallnor et al, A Fully Associative Software-Managed Cache Design, 2000) as applied to claims 5 and 9 above, and further in view of Handy (Jim Handy, The Cache Memory Book, 1998).

Fujiwara is relied upon for the teachings relative to claims 5 and 9 as above.

Fujiwara does not teach that at the same time when the processor executes a data read-out instruction, the software cache controller transfers from the cache memory to the processor the data at the address of the main memory designated by the data read-out instruction, as required by claim 7.

Fujiwara also does not teach that when the processor executes a data write instruction, the data from the processor written at the designated address of the cache memory is written by the software cache controller at an address of the main memory designated by the data write instruction, as require by claim 11.

It is noted that claim 7 describes a cache read hit, and claim 11 describes a cache write hit with a write-through policy. Handy teaches that during a cache read hit a cache controller transfers data from the cache memory to the processor (Fig. 2.4a; page 44, paragraph 1). Handy also teaches that during a cache write hit, the cache controller writes data in the cache memory

and the main memory (Fig. 2.4c, page 45, paragraph 3). Handy also teaches that using a cache memory greatly increases effective memory speed (Page 204, paragraph 10).

Regarding claims 7 and 11, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to transfer data from the cache memory to the processor during a cache read hit and to write data in the cache memory and the main memory during a cache write hit as taught by Handy, in the system of Fujiwara, in order to increase effective memory speed through the use of a cache memory as taught by Handy.

Response to Arguments

7. Applicant's arguments filed 12 February 2004 with respect to the rejection of claim 1 have been fully considered but they are not persuasive.

Applicant asserts that the cited references do not teach the subject matter of claim 1, and describes an example that allegedly differentiates the claimed invention from the references, where in the example the software and hardware controllers perform cache management on a way-by-way basis according to set-associative or fully-associative policies (Page 7, paragraph 5).

Examiner disagrees with applicant's assertions that the cited references do not teach the invention as claimed, and directs applicant's attention to the rejection for claim 1 above.

As to the example provided by applicant, the features of this example are not found in the claim. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Conclusion

8. All claims are drawn to the same invention claimed in the application prior to the entry of the submission under 37 CFR 1.114 and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the application prior to entry under 37 CFR 1.114. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action after the filing of a request for continued examination and the submission under 37 CFR 1.114. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John M Ross whose telephone number is (571) 272-4212. The examiner can normally be reached on M-F 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JMR

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

Mans Remonather